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Abstract
Reducing the supply voltage of operational ampliﬁers and analog circuitry in general, is
of great importance as it will ensure the future coexistence of analog and digital circuits
on the same silicon die. While digital circuits greatly beneﬁt from the reduction in feature
size and supply voltage, analog circuits on the other hand only beneﬁt marginally because
minimum size transistors cannot be used due to noise and oﬀset requirements. This trend
towards low voltage and low power, eﬀects the fundamental limits of operational ampli-
ﬁers. The gain and bandwidth are restricted by minimum voltages and currents. Also the
dynamic range is degraded by these strict limits. Upwards, the dynamic range is lowered
due to the reduced signal headroom as a result of reduced supply voltage. Downwards, the
dynamic range is limited by larger noise voltages due to smaller supply currents. The only
way to make the operational ampliﬁer survive the trend towards lower supply voltages
without deteriorate its characteristics, is by developing very eﬃcient operational ampliﬁer
topologies that combines low voltage and low power operation and contemporary be as
simple as possible to save die area.
This thesis presents some of the main aspects of low voltage and low power operational
ampliﬁers and their ability to work from rail to rail on both input and output. The
input referred oﬀset voltage was also characterized. Theory around input and output
stages are studied. A low voltage operational ampliﬁer was processed in 0.35µm CMOS.
Measurements were done on the operational ampliﬁer and compared with the simulation
results.
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Chapter 1
Introduction
During the last few years portable electronic equipment have become increasingly sophis-
ticated. To keep up the trend, more complex digital and mixed signal circuitry have to
be included on the same silicon die. As the density of components on a chip increases,
the power dissipation per component must decrease to ensure that the temperature of
the silicon die are kept within safe limits. In digital circuitry where package density and
thereby dissipated power is largest, the whole system will beneﬁt because of the reduced
power needed. Reducing power in digital systems is done by reducing the supply voltage.
The average power consumption of CMOS digital circuit is to a ﬁrst order approximation,
proportional to the square of the supply voltage, hence the great prize in power reduc-
tion. The lower supply voltages reduces the dynamic range of operational ampliﬁers (op
amps). To cope with the reduced dynamic range, the signal voltage has to be as large
as possible, preferably from rail to rail. Since the signal can extend from rail to rail, the
input and output stage of an op amp must be able to handle such signals. Traditional
circuit solutions will not meet these demands and new one has to be found.
The operational ampliﬁer is one of the most important analog building blocks. The
ongoing work and research in the ﬁeld of low voltage and low power op amps is very
important to keep up with the developments in digital circuit design.
1.1 Previous work and history
The operational ampliﬁer has been around for about 60 years. It is diﬃcult to establish
the exact the date of birth, but the name operational ampliﬁer was ﬁrst coined out in
1947 by Professor John Ragazzini[25]. Quoting from his paper on the naming:
"As an ampliﬁer so connected can perform the mathematical operations of
arithmetic and calculus on the voltages applied to its input, it is hereafter
termed an `operational ampliﬁer`"
Much work was done before Ragazzini's operational ampliﬁer. The background of the
op amp began early in the 20th century, starting with certain fundamental inventions[17].
There were two key inventions in the beginning of the century. The ﬁrst was not an
ampliﬁer, but a two-element vacuum tube-based rectiﬁer, the " Flemming diode", by J.
A. Flemming, patented in 1904.
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The second development was the invention of the three-element triode vacuum tube
by Lee De Forest, the "AUDION," in 1906. This was the ﬁrst active device capable of
signal amplifaction.
For op amps, the invention of the feedback ampliﬁer principle at Bell Telephone Lab-
oratories during the late 1920's and 30's were truly an enabling development. This land-
mark invention led directly to the ﬁrst phase of vacuum tube op amps, a general form
of feedback ampliﬁer using vacuum tubes. Harold S. Black was the ﬁrst who developed
feedback ampliﬁer principles. The work done by Black plus the work done by Harry
Nyquist and Hendrick W. Bode on avoiding instability in feedback ampliﬁers, forms the
foundation of modern feedback ampliﬁer design. It is not possible to mention all who
have contributed to the development of op amp, but there are many.
George Philbrick and his company, GAP/R (George A. Philbrick Researches, Inc),
introduced the world's ﬁrst commercially available op amp in January 1952. It is known
as K2-W. The K2-W used two 12AX7 dual triodes, with one of the tubes operated as a
long tailed pair input stage. The input stage oﬀered fully diﬀerential operation. Powered
from ±300 V at4.5 mA the op amp achieved ±50 V signal range at both input and output,
not exactly rail to rail operation.
Figure 1.1: Photo and schematic of the K2-W operational ampliﬁer
The vacuum tube based op amps where large and power hungry devices. A decade
or two after World War II, vacuum tube op amps began to be replaced by miniaturized
solid-state op amps. The µA702 was the ﬁrst monolithic IC op amp. The µA702 was
designed by Robert J. (Bob) Widlar at Fairchild Semiconductor Corporation in 1963.
This op amp was far from perfect and had many shortcomings. In 1965 the µA709 was
announced. The 709 was the ﬁrst monolithic circuit that approached discrete design in
general performance and usefulness and could be manufactured with high yields in volume
production [35]. The 709 had better performance than the 702.
2
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This retrospective glance on the op amp revealed that they were working under other
conditions and surroundings than today. The circuit topology were similar to the ampli-
ﬁers we use today, except from the tubes, which are rarely in use any more.
During the 90's, and at present, the technological trend is towards very large scale in-
tegrated (VLSI) low voltage and high speed circuits for portable equipment and wireless
communication systems [32]. The trend towards low voltage operation tries to ensure com-
patibility with digital technology, and to meet the needs of battery-operated equipment
[32]. Fig 1.2 illustrates the enormous increase in transistor count in Intel R©Microprocessor
for the last 33 years (2004).
Thus, the modern op amp has to cope with the reduced supply voltage as it's main
limitation. As power is concerned, analog circuitry is usually only a small fraction of a
VLSI system, additional area or power dissipation can be aﬀorded, if this is the price to
pay for operation with lower supply voltages [6]
A great deal of the work in this thesis is inspired by Huijsing, Hogervorst, De Langen
and Eschauzier for their work on low voltage input/output stages and frequency compen-
sation of low voltage op amps. Also the work by Seevinck and Wiegerink on class AB
output stages, has been most useful.
Figure 1.2: Intel R© Microprocessor Transistor Count Chart 2004.
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Power consumption in digital and
analog CMOS
2.1 Power consumption in digital CMOS
The task of estimating the power of a large digital circuit is fairly complex. Some funda-
mental understanding of the basic mechanisms contributing to the power consumption will
nevertheless gain some insight on how to model these mechanisms. There are three major
components of power dissipation i complementary metal-oxide-semiconductor circuits[30]:
1. Switching(Dynamic)Power : Power consumed by the circuit node capacitances dur-
ing transistor switching.
2. Short circuit power : Power consumed because of the current ﬂowing from power
supply to ground during transistor switching.
3. Static power : Power consumed due to leakage and static currents while the circuit
is in stable state.
The ﬁrst two is referred to as dynamic power, which constitutes the majority of the
total power in CMOS VLSI circuits since the third component usually is negligible in a
well designed CMOS circuit [29]. The total power consumed in digital CMOS is given by
[29, 30]:
Ptotal = Pdynamic + Pshortcircuit + Pstatic
= VDDfclk
allnodes∑
i
(ViswingCiloadαi) + VDD
allnodes∑
i
Iishort + VDDIl (2.1)
Where VDD is the power supply voltage, Vswing is the voltage swing at node i (Ideally
equal to VDD), Cload is the load capacitance at node i, αi is the switching activity factor
at node i and Ishort and Il are the short circuit and leakage currents. Reducing any of
these components will give lower power consumption, although it is of equal importance
to increase the system clock frequency for faster operation.
4
2.2
As we can see from equation 2.1, when the Vswing is equal to VDD, which it is in
conventional CMOS gates [6], we have the P ∝ V 2 relation and therefore it is beneﬁcial
to scale the power supply voltage from a power point of view. The scaling of VDD is
beneﬁcial from a power point of view, but not on the delay of the circuit. Lowering
the supply voltage reduces the power but at the expense of the speed. The Power delay
product (not discussed in detail here) helps the designer to make a trade oﬀ between the
delay and the power. The power delay product is a useful measure when sizing transistors
for minimizing the power consumption of a circuit under delay constraint. In order to
keep the same computing capacity under reduced voltage, we need more parallelism to
compensate for the reduced speed [22].
2.2 Power consumption in analog CMOS
Unlike digital circuits, most conventional analog circuits operate in Class A. (Nonzero
static or quiescent currents). This means that all transistors connected between Vss and
VDD must be on at the same time [6]. The power consumed in analog signal processing
circuits is to maintain the signal energy above the fundamental thermal noise in order to
achieve the required signal-to-noise ratio (SNR) [8, 34]. This condition can be expressed as
a minimum power per functional pole: Pmin = 8fkTS/N , where f is the signal frequency
bandwidth [34]. To clarify this let's consider a basic integrator with an ideal 100% current
eﬃcient transconductor described by Enz and Vittoz(1996) in ﬁgure 2.1. All current drawn
from the power supply is used to charge the integrating capacitor.
(a) 100% current eﬃcient transconductor (b) Signal with peak-to-peak amplitude Vpp. Power
supply voltage VB
Figure 2.1: Basic integrator used to evaluate the power necessary to realize a single pole
[8]
.
The power to create the sinusoidal voltage across the capacitor can be expressed as:
P = VB · fCVPP = fCV 2PP ·
VB
VPP
(2.2)
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The signal to noise ratio is given by:
SNR =
V 2PP/8
kT/C
(2.3)
Combining 2.2 and 2.3 gives:
P = 8kT · f · SNR · VB
VPP
(2.4)
As we can see from 2.4 the minimum power consumption of analog circuits at a given
temperature is mainly set by the required SNR and bandwidth. To reduce the power
consumption further, analog circuits should be able to handle signal that extend from rail
to rail. The minimum power for rail to rail circuits when (VPP = VB) is reduced to:
Pmin = 8kT · f · SNR (2.5)
Equation 2.5 neglects the possible limitation of bandwidth B due to the limited
transconductance by the active device [8]. The maximum value of B is proportional
to gm/C. Replacing C by gm/B in 2.3 and represent it as B · SNR yields:
B · SNR = V
2
PP · gm
8kT
(2.6)
The transconductance of a MOS transistor operating in the active region can be given
by
gm =
2ID
VP
(2.7)
Scaling down the supply voltage VB by a factor K requires a proportional reduction of
the signal swing VPP . Maintaining the bandwidth and SNR is therefor only possible if
the transconductance is increased by a factorK2. In equation 2.1 VP is the saturation
voltage of the MOS device biased in strong inversion. This voltage has to be reduced
proportionally to the supply voltage VB. If VP is reduced by factor K we only need to
increase the current by factor K so that the gm is increased by K
2, and hence the power
is unchanged.
From this we can conclude that if we want to maintain the SNR and bandwidth,
decreasing the supply voltage does unfortunately not reduce the power consumption of
analog circuits. The situation is often at the contrary, the power of low voltage op amps
will increase because more elaborate and complex circuit topologies are needed to remedy
the disadvantages the reduced supply voltage causes.
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It should be mentioned that rail-to-rail output stages can utilize the full supply voltage
range except for two small saturation voltages near each rail [15, 19]. This entails a power
penalty factor above the power dissipation bounds by: 1 + 2VDsat
VDD−2VDsat [19].
Figure 2.2: Power penalty factor with respect to supply voltage for two diﬀerent assump-
tions of VDsat [19].
This factor also introduces a practical limit on the scaling of the supply voltage on
analog circuits unless device or circuit solutions can be found to overcome the saturation
voltage limitations [19].
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2.2.1 The eﬀect of process scaling on power consumption in analog CMOS
circuit
As reported by [1], the minimum power consumption as a function of supply voltage for
diﬀerent process generations: 0.8-,0.5-,0.35-,0.25-,0.18-, and 0.13µm CMOS, the power
consumption slowly decrease down to the 0.25µm, and then increases with newer and
smaller processes.
Figure 2.3: Minimum power consumption as a function of Vdd for various processes [1].
This article concludes two trends:
• The MOS transistor improves with newer CMOS generations, which tends to de-
crease power consumption.
• The supply voltage decreases with newer CMOS generations, which tends to signif-
icantly increase power consumption.
The overall eﬀect is that power consumption decreases with novel CMOS processes
down to circa 0.25µm depending on speciﬁcations and circuit topology. In novel CMOS
generations, either circuit performance decreases or power consumption increases signif-
icantly. All this is because the improvements of the MOS transistor is overshadowed by
the eﬀects of the reduced supply voltage.
One proposed solution is to operate critical analog parts at higher supply voltages;
exploiting combinations of thin- and thick-oxide transistors may solve the low voltage as
well as the gate leakage problem.
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Low voltage design considerations in
analog CMOS
3.1 The gate-source voltage
The gate-source voltage is one of the most important properties of the MOS transistor
when concerning low voltage analog design [11]. The gate-source voltage along with the
saturation voltage of the transistor determines how many transistors that can be stacked
and thereby the suitable supply voltage for the ampliﬁer. These voltages do not scale
down in the same manner as the supply voltage nor with reduced feature sizes, and there-
fore impose a serious problem to common circuits topologies when the supply voltage is
scaled down.
The gate-source voltage is usually separated into two parts; the threshold voltage Vt
and the voltage above the threshold, VGS−Vt. The latter is called the eﬀective gate-source
voltage Veff or overdrive voltage V ov. See appendix A.2.2 for further details on threshold
voltage and the diﬀerent operating modes of the MOS transistor. Assuming square-law
behavior the eﬀective gate source voltage is
Veff = VGS − Vt =
√
2ID
µCoxW/L
(3.1)
The overdrive voltage depends directly on the current, but not on the source-body
voltage
3.2 Gain stages
Many basic analog building blocks such as switched capacitor ﬁlters, algorithmic A/D con-
verters, Σ∆ converters, sample-and-hold ampliﬁers and pipeline A/D converters, speed
and accuracy are determined by settling behavior of op amps [2]. Fast and precise settling
is achieved by high unity-gain frequency and high DC-gain, respectively. The most com-
mon method to enhance the gain without degrading the high frequency performance, is by
cascoding. Since these stages have reduced output swing (by n times the gate overdrive
voltages, where n is the number of cascode transistors) [2], and are not suitable for low
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voltage operation (< 1.5) [36], a cascade of simple stages are needed to obtain compara-
ble gain to that of cascoded stages. Common-source stages are preferred for maximum
gain and voltage swing. Cascaded gain stages have the drawback of more complicated
frequency compensation because compensation has to be done over several gain stages.
Also, the frequency compensation have to be power eﬃcient.
The lowest supply voltage can be obtained by biasing the transistors in weak inversion.
This gives the smallest gate source voltage, but at the expense of bandwidth and slew rate.
High bandwidth and high slew rate circuits require transistors biased in strong inversion,
this raises the gate source voltage and thereby also raise the minimum supply voltage.
3.3 Classiﬁcation of low voltage circuits
The classiﬁcation of low voltage circuits is determined by the number of stacked gate
and saturation voltages [11]. The term low voltage is used for circuits that are able
to operate at a supply voltage of two stacked gate-source voltages and two saturation
voltages, expressed like this:
Vsup,min = 2(VGS + VDsat) (3.2)
We also have circuits that only need a minimum supply voltage of one gate source
voltage and one saturation voltage. Such circuits is referred to as extremely or ultimate
low voltage circuits. This is expressed by
Vsup,min = VGS + VDsat (3.3)
As we can see from equation 3.3, the ultimate low-voltage circuits need a supply
voltage which is about half the supply voltage for low voltage circuits.
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Input stages
The purpose of the input stage of an op amp is to sense and amplify the diﬀerential signal
and to reject common-mode voltage input voltages [15, 11]. A large portion of the rail-to-
rail range should be available for common-mode signals. Other important speciﬁcations
of the input stage are the input referred noise, oﬀset and the common-mode voltage [11].
4.1 Single diﬀerential input stage, resistive load
Figure 4.1: Single diﬀerential pair with resistive load.
The gain of a single diﬀerential stage with resistive load can be given by
Adm =
−2IDRD
VGS − Vt (4.1)
Equation 4.1 shows that the IDRD product must be increased to increase the gain
with constant overdrive voltage. As a result, a large power supply is usually required for
large gain, and large resistance is usually required to limit the power dissipation.
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If the supply voltage is only slightly larger than the voltage drop over the resistors,
the common-mode range, where the transistors operate in the active region, is drastically
limited [10].
Due to bad matching of resistors in CMOS processes and place limitations the silicon
die, resistive load is not an appropriate choice, neither from the low voltage and low power
point of view.
4.2 Single diﬀerential input stage, current mirror as ac-
tive load
To provide large gain without large supply voltages or large resistors, the ro of a transistor
can be used as load. This is called active load since the load element is a transistor instead
of a resistor. Active loaded diﬀerential pairs is often used in practical ampliﬁers. The
load consists of a current mirror, providing a diﬀerential to single-ended conversion. The
common-mode range of current mirror loaded diﬀerential pairs is also limited. This is
because the source of transistor M1 can only reach the negative power-rail within one
gate-source voltage. When the common-mode voltage is decreased, the current mirror
will eventually push M1 out of saturation [11]. In order to minimize noise and oﬀset, the
overdrive voltage of current mirrors is often increased, with the result of further reduction
of the common-mode range. For this reason current mirrors is not a good choice as load
in diﬀerential pairs.
Figure 4.2: Single diﬀerential pair with resistive load.
4.2.1 Folded cascoded input stage
Folded cascode input stages overcomes the aforementioned problem with reduced common-
mode range, though it just include one of the rails by one saturation voltage.
From ﬁgure 4.3 we can see that both input transistors can reach the negative rail
within one saturation voltage of the current sourcesM9 andM10. This saturation voltage
12
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Figure 4.3: Folded cascode input stage
is generally much smaller than the gate-source voltage, so this stage can (allmost) include
the negative rail in the common-mode range.
4.3 common-mode range of single diﬀerential pairs
We will now take a closer look at the common-mode input rang of single diﬀerential pairs.
Figure 4.4: common-mode range of P-MOS and N-MOS diﬀerential pair
From ﬁg 4.4 we can express the common-mode input range of the P-channel input
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pair as in equations 4.2 and 4.3 [15].
− VGS + VDsat + VR1,2 + Vss < VCM < VDD − VGS − VDsat (4.2)
The common-mode range of the N-channel input pair is given by
Vss + VGS + VDsat < VCM < VDD + VGS − VDsat − VR3,4 (4.3)
The CM range of the P-pair may downwards exceed the negative rail by −VGS +
VDsat + VR1,2, and the CM range of the N-pair may upwards exceed the positive rail by
VGS − VDsat − VR3,4. These stages are individually able to reach one of the supply rails.
14
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4.4 Rail-to-Rail input stages
To obtain good SNR, it is important that the output of op amps are able to operate from
rail-to-rail. So why do we need input stages with the same capability? Rail to rail input
stages are not necessary in all ampliﬁer conﬁgurations, but if the ampliﬁer is connected
as a voltage follower, the signal range at the input is as large as the signal itself.
Conﬁguration Input common-mode voltage swing
Inverting ∼= 0
Non-inverting VsupplyR1/(R1 +R2)
Voltage follower Rail-to-rail
Table 4.1: CM voltage swing in diﬀerent conﬁgurations [36]
.
To make the op amp work under any conﬁguration, an input stage which is capable
of handle signals that extend from tail-to rail is needed.
As the previous section reveals, one possible solution to obtain rail-to-rail capability,
is to place the N-channel and the P-channel input pair in parallel. There are then three
diﬀerent modes of operations that can be distinguished [6]:
• The common-mode input voltage is somewhat lower than the intermediate range or
near the negative rail; signal transfer will only take place in the P-type diﬀerential
pair. The drain voltage of the P-pair should be kept close to the ground voltage.
• The common-mode input voltage is in the intermediate range, both the N- and
P-type diﬀerential pair will be active.
• The common-mode input voltage is above the intermediate range, near the positive
supply rail; signal transfer will only take place in the N-type diﬀerential pair.
A simple input stage like this have some drawbacks; the transconductance changes
from the sum of both pairs in the intermediate range to one pair only, when the in-
put common-mode voltage is near one of the rails. This impedes an optimal frequency
compensation of the ampliﬁer [36, 11, 15, 12].
Because of the diﬀerent oﬀset voltage between the P and N pair, the input referred
oﬀset voltage will also change with the common-mode input voltage swing [12, 15]. The
change of oﬀset voltage will degrade the common-mode rejection ratio of the input stage
[15, 10].
The low voltage capability of the complementary input stage is also limited. If the
supply voltage is reduced, it will result in a dead zone in the intermediate common-mode
range, where non of the input pairs are working and the stage is not completely from
rail-to-rail. The supply voltage has to be at least Vsup,min = Vsgp + Vgsn + 2VDsat [11].
4.4.1 gm regulation
To achieve rail-to-rail common-mode input voltage swing, two complementary diﬀerential
pairs are placed in parallel. The transconductance in such stages varies by a factor of two
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Figure 4.5: Rail-to-rail CMOS input stage consisting of complementary input stage
Figure 4.6: Variation of the transconductance versus common-mode input voltage [10].
over the whole common-mode input range. This variation of the gm prevents frequency
compensation from being optimal since the unity-gain frequency is proportional to gm
[14]. If the op amp is connected in a feedback conﬁguration, the variation of the gm will
also cause the loop gain to vary by a factor of two. This causes an undesired additional
distortion [11]. To overcome these drawbacks, the gm has to be regulated at a constant
value over the common-mode range.
By constant sum of roots of tail currents
The transconductance of a CMOS transistor can be expressed by gm =
√
2µCox
W
L
Itail
If the tail current of the N and P pair are constant, and they are sized to match the
condition:
(W
L
)P
(W
L
)N
= µn
µp
, then the transconductance of the transistors will equal:
√
βNItail =√
βP Itail =
√
βItail. When both pairs are active, the transconductance of the N and
P pair will be added, and the total transconductance will be twice to that of one pair.
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Figure 4.7: Dead zone in the CM range when supply voltage is smaller than Vsup,min
gmtot = 2
√
βItail. This can also be written gmtot =
√
β4Itail. This increase in tail current
can be done with three-times current mirrors [12].
Figure 4.8: gm regulation with three-times current mirrors
As mentioned before, there are three diﬀerent modes of common-mode input ranges;
low, intermediate and high range. If low common-mode input voltage are applied, only
the P-channel input pair operates. See ﬁgure 4.8. Transistor M8 is not conducting while
M5 is conducting. Since the N-pair is not operating, current In is drawn through M5 and
scaled by a factor of three in the current mirror M6-M7. This current is added to Ip at
the drain of M7. Since Ip = In = Itail the result is that the tail-current of the P-channel
input equals 4Itail.
If intermediate common-mode input voltages are applied, the P-channel as well as
the N-channel are operating. Now both current switches (M5 and M8) are oﬀ. The tail
current of both the N and P pair are now equal to Itail.
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When high input common-mode voltages are applied, transistor M8 is conducting
while M5 is not. Since the P pair is not conducting, Ip is drawn through M8 and scaled
by a factor of three in the current mirror M9-M10. At the drain of M10, this current
is added to In which entails that the tail current in the active N-pair is 4Itail. In this
manner the transconductance is regulated to about 2gm over the whole common-mode
input range, see ﬁg 4.9
Figure 4.9: gm is stabilized over the entire common-mode input range
Some variations in the µn over µp ratio and in the normalized oxide capacitance due to
process variations are to be expected and thereby some variations in the transconductance.
In the take over regions, where one of the current switches gradually steers the tail-
current from one input par to the other, the gm varies with 15%.
At low supply voltages we have to avoid the two three-times current mirrors being
active at the same time. Otherwise a large current is generated by positive feedback
[12, 15]. This can be avoided by preventing that the gate voltage VG8 becomes lower than
V G5 at low supply voltages by using a clipping circuit, like it is done in article [12].
By constant sum of Vgs
In strong inversion the gm of a MOS transistor is proportional to its gate source voltage.
The gm of a rail to rail input stage can therefore also be made constant by keeping the
sum of the gate source voltages of the input transistors constant. To keep the gm constant
the gate source voltage of the input devices have to follow equation 4.4 [11]:
Vsgp,eff + Vgs,eff = Vref (4.4)
This is done by placing a constant voltage source between the tails of the input pairs.
This voltage source is a zener diode realized by two complementary diode connected
transistors [13]. In order to obtain a constant gm the zener is given a zener voltage of
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Vref = VTN − VTP + 2KVgs,ref
withVgs,ref =
√
1
K
Iref (4.5)
VTN and VTP are the threshold of the N and P channel transistors. VGS,ref is the
eﬀective gate-source voltage of an input transistor biased at 4Iref . The K factor is the
transconductance factor of the input transistors.
To obtain a zener voltage according to this equation, the W over L ratio of the two
diodes is chosen six times larger than those of the input transistors. The input stage will
then act similar to an input stage with ideal zener diode [13].
The input common-mode range can be divided into three regions: Low, intermediate
and high. In the lower part of the input common-mode range, only the P-channel of
the input pairs is operating. The voltage over the two complementary diode connected
transistors is lower than the zener voltage and there are therefore no current ﬂowing
through these transistors. Since there are no current ﬂowing in the two diodes the tail
current in the active input pair is 8Iref , see ﬁgure 4.10. The same happens in the upper
part of the common-mode range, except that only the N-pair is active, the tail current
is the same, 8Iref . When the input common-mode voltage is in the intermediate region
where both input pairs are operating, the two diodes takes away 6Iref . Each of the two
pairs will then have a tail current with a value of 2Iref . In the same manner as in the
circuit that used three times current mirrors, the tail current is a factor of four larger in
the outer common-mode range, than in the intermediate range. The gm is then (almost)
regulated at a factor of 2gm over the common-mode range.
The current through the diodes and thereby the voltage over them changes through
the common-mode range. The sum of the gate source voltages will change and again make
the gm change. With such a solution, the gm of the input stage varies about 28% over
the common-mode range. A more precise solution is designed by Hogervorst et al. (1996)
[13], which ensures a constant current through the diodes and thereby a constant voltage
over them. This solution only shows 8% variation in gm over the common-mode range.
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Figure 4.10: gm regulation by constant sum of VGS
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Chapter 5
Output stages
The output stage is an important part of the op amp. It must be able to drive the
load impedance of the op amp without disturbing the unloaded performance and without
introducing unnecessary distortion. The output stage is usually the most power consum-
ing stage of the ampliﬁer. For good power eﬃciency the maximum peak-to-peak output
voltage should be close to rail-to-rail. The output stage should be biased by very small
quiescent current and at the same time be capable of driving much larger output currents.
An output stage which combines a rail-to-rail output voltage range and a low quiescent
power consumption requires class-AB controlled output transistors in a common source
conﬁguration [14]. The class-AB biasing is a bias point between class-A and class-B bi-
asing.
The requirement of high output current with low quiescent current, makes the class-B
biasing appropriate. Class-B biasing performs a large output current and approximately
zero quiescent current. Class-B rail-to-rail output stage has a power eﬃciency of about
75% for a rail-to-rail output sine wave. A drawback of class-B biasing is that it introduces
a large cross-over distortion. That is when the signal transfer is switching between the
push and pull transistor or vice versa. From a power point of view class-B biasing is a
good choice.
To minimize the distortion, class-A biasing can be used. The maximum output current
is equal to the quiescent current in a class-A biased output stage, and therefore the power
eﬃciency is only 25% for a rail-to-rail output sine wave. This makes the class-A biased
output stage undesirable from a power poit of view. A good compromise between power
eﬃciency and cross-over distortion is the class-AB biasing scheme.
Huijsing et al. (1995) [16] states that an eﬃcient class-AB biasing must satisfy:
• High ratio between maximum current Imax and the quiescent current Iquisc for high
eﬃciency.
• A minimum current that is not much smaller than the quiescent current to obviate
HF distortion.
• Smooth AB transition to obviate LF distortion(Cross-over distortion).
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Figure 5.1: Desired characteristic of the push and pull currents as a function of the output
current of a class-AB stage [16].
As we can see from ﬁg 5.1, the maximum output current is much larger than the
quiescent current. The transistor which is not delivering the output current, is biased
with a small current, Imin. This minimum current ensures continuous conduction of both
output transistors at the same time, which prevents turn on delay and cross-over distortion
[27].
There are two main types of class-AB control circuits used in op amps, the feedforward
class-AB control for use in low voltage op amps, and the feedback class-AB control for
use in ampliﬁers that have to run under extremely low voltage conditions.
5.1 Feedforward class-AB control
The term "Feedforward biasing" is used if the biasing is ﬁxed by components in series or
in parallel with the signal path [15]. There are some output stages with resistive class-AB
controls. These output stages have some drawbacks; the quiescent current in the output-
transistors is sensitive to supply voltage variations. The resistors occupy considerable
die area. These problems are overcomed by using transistor coupled AB-control instead.
Since transistor coupled AB-control is the type used in the the processed op amp, the
resistor AB-control is lef out from the theory.
Class-AB biasing of an output stage can be achieved by setting the voltage between
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the gates of the output transistors.
Figure 5.2: Rail-to-rail output stage with transistor coupled feedforward class-AB control
[15]
.
In ﬁg 5.2, each of the output transistors are given a separate translinear loop [28].
1. M1, M8, M7 and M4
2. M2, M6, M5 and M3
These two loops ﬁxes the voltage between the gate of the output transistors. When
there is no signal applied to the output stage, the current IB1 is equally divided over M3
and M4. To compensate for the body eﬀect, M5-M3, M7 and M4 are biased at the same
gate source voltage. Then, M2-M6 and M1-M8 will have equal gate source voltage. Let the
(W
L
)P of the P-channel transistors be three times larger than the (
W
L
)N of the N-channel
transistors to compensate for the mobility diﬀerence in order to keep the gm of the N and
P-transistors equal at equal currents. All (W
L
)N are equal and all (
W
L
)P are equal, except
for M1 and M2 which are scaled a factor of α larger. If the quiescent current through the
translinear loop transistors are chosen to be equal, the following relation between the bias
currents are needed: 1
2
IB1 =
1
2
IB2 = IB3 = IB4 = IB. When we describe the gate-source
voltage with VGS = Vth +
√
2ID
β
and β = µCox
W
L
, the relation between push and pull
currents can be expressed by: (
√
Ipush − 2
√
Iquies)
2 + (
√
Ipull − 2
√
Iquies)
2 = 2Iquies [15].
In general form it is expressed by equation 5.1 [11].
(
√
Ipush − α
√
Iquies)
2 + (
√
Ipull − α
√
Iquies)
2 = 2(
L
W
)5(
W
L
)6Iquies (5.1)
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In equation 5.1 α is given by:
α = 1 +
√
(
W
L
)6(
L
W
)5 (5.2)
The push and pull current obey relation 5.1 until either the push or pull current exceed
a value of
Imax = α
2Iquies (5.3)
The output transistor who is not delivering the largest current to the output, will not
be completely cut oﬀ but regulated at a minimum value of
Imin = (α−
√
2(α− 1))2Iquies (5.4)
With the aforementioned transistor size relations α becomes 2. Iquies = 2IB and
Imin = (2−
√
2)2Iquies = 0.34Iquies at a max current of Imax = 4Iquies. If one of the push
or pull currents becomes four times larger than the quiescent current the other becomes
0.34 times the quiescent current. At this value the full bias current of IB1 = IB2 ﬂows
through one of the transistors M3 or M4, while the other is cut oﬀ. The smallest of the
push or pull currents will not become any smaller and stays at 0.34Iquies while the largest
one is allowed to increase far above 4Iquies.
A drawback of this class-AB control is that the quiescent current of the output transis-
tors depends on supply voltage variations. The supply voltage variations are directly put,
by the gate-source voltage of the output transistors, across the ﬁnite output impedances
of the ﬂoating class-AB transistors. The result is a power supply dependent variation of
the quiescent current [12].
The output stage needs two stacked gate-source voltages and one saturation voltage
as a minimum supply voltage.
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5.2 Feedback class-AB control
The feedback class-AB control is diﬀerent from the feedforward class-AB control in that
it does not directly control the current of the output transistors. The push and pull
output currents are measured and compared with a bias reference and then regulated in
a class-AB way. If the biasing is not correct in a class-AB relation, the output transistors
receive a correction signal by a feedback signal.
Here, three somewhat similar feedback class-AB output stages are presented. Each of
them used in practical realizations of op amps. First a straightforward implementation
of a feedback class-AB controlled output stage is presented. This output stage is used in
the article by Hogervorst et al.(1992) [14].
Figure 5.3: Feedback class-AB rail to rail output stage [11]
.
The current in the output transistors are measured by M3 and M7. The measured
current are converted to a voltage in the resistors R1 and R2. The voltage over R1 rep-
resents the current through output transistor M2. The voltage over R2 represents the
current trough transistor M1. In quiescent state, the current in the output transistors
are equal, and thereby the voltage over R1 and R2. M8 and M9 are then biased equally
which entails the tail current to be split equally between them. M8 and M9 are called
the decision pair, and the common source voltage of this pair represents the quiescent
current in the output transistors. This common source voltage is compared by the control
ampliﬁer M10 and M11, with a reference voltage created by R3, M12 and Ib1. If there is
a diﬀerence between the two voltages, the control ampliﬁer feed a correction signal to the
gates of the output transistors. The quiescent current in the output stage is now set.
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To make the output stage insensitive to process and temperature variations, R3 has
to match R2 and R1, Ib1 =
1
2
Ib2 and (
W
L
)12 should be half the W over L ratio of M8 or
M9. Under these conditions, the quiescent current is given by
Iq =
(W
L
)1
(W
L
)7
R3
R2
Ib1 (5.5)
The current in the the output transistor which is not delivering current to the output
node, is regulated to a minimum value in the following manner: Suppose M1 is pushing
a large current to the output node. The voltage over R2 will then be much larger than
the voltage over R1. Transistor M8 in the decision pair is in cut oﬀ and the tail current
ﬂows only through M9. The common source voltage of the decision pair is now only due
to the voltage over R1, which represents the current in the output transistor M2. The
common-source voltage of the decision pair is checked with the reference voltage and a
correction signal is sent to the output transistors by the control ampliﬁer if a diﬀerence is
present. In this way the current in M2 is regulated to a ﬁxed minimum value Imin. The
same happens if M2 pulls a large current from the output node. The current in M1 will
be regulated to the same minimum value. The minimum current of the output transistors
is given by Hogervorst and Huijsing (1996)[11]:
Imin = Iq − (
√
2− 1)(
W
L
)1
(W
L
)7
Vgs12,eff
R2
(5.6)
This output stage requires a supply voltage of minimum one gate-source voltage and
one saturation voltage. A disadvantage of this output stage is the bad matching between
the PMOS gate-source voltage of the decision pair and the gate source-voltage of the
NMOS control ampliﬁer. This circuit is therefore unreliable at very low supply voltages
[5]. As we can see from equation 5.6 the current Imin depends on process parameters and
the absolute value of R2, which makes it impossible to be controlled exactly.
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The next output stage, used in the article by Eschauzier et al (1994) [9], is rather
similar to the previous one except that the current in the output transistors is now con-
verted to a voltage over folded diode-coupled transistors, and that the decision pair and
the control ampliﬁer are combined
Figure 5.4: Feedback class-AB rail to rail output stage with combined decision pair and
control ampliﬁer (M8, M9 and M10). The voltage over M4 and M5 emulates the current
in the output transistors [11]
.
The current in the output transistor M1 is measured by M7. The current in M2 is
measured by M3. The current in M7 is mirrored to the drain of M5 by the current mirror
M13-M14. The current through M4 is the bias current Ib7 minus the drain current of M3.
It is similar for the current through M5, which is the bias current Ib6 minus the drain
current of M14. In this manner the voltage across M4 represents the current through M2,
and the voltage across M5 represents the current through M1. Similar to the output stage
with resistors, the voltage over M4 and M5 are equal when the stage is in the quiescent
state. The current in M1-M2 in quiescent state is regulated by the control ampliﬁer
M8-M10 which compares the voltage over M4-M5 with a reference voltage set by Ib1 and
M12.
To make the quiescent current independent of process and temperature variations, the
diode M12 has to match the folded diodes M4 and M5, and (W
L
)10 is two times the W
over L ratio of M8 or M9, the currents Ib6 and Ib7 have to be equal.
The quiescent current is given by:
Iq =
(W
L
)1
(W
L
)7
(Ib6 − Ib1) (5.7)
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This output stage sets the minimum current in the transistor which is not supplying the
current to the output node by shutting oﬀ the part of the decision pair representing the
output transistor supplying the large current [9]. If M1 is pushing a large current to the
output node, the gate-voltage of M9 will be pulled down by M14 and the gate voltage
of M8 will therefore be much grater than the gate-voltage of M9. With M9 turned oﬀ,
the control ampliﬁer (now represented by M8 and M10) regulates the voltage over M4
which emulates the current in M2, which is the transistor not supplying the current to
the output node.
In strong inversion, the minimum current of both output transistors are given by
equation 5.8 [11]:
Imin = Iq −
(W
L
)1
(W
L
)7
(W
L
)12
(W
L
)10
(1− 1
2
√
2)2(1 + 2
√
(W
L
)10
(W
L
)12
Ib1
Ib4
)Ib4 (5.8)
This output stage also have a minimum supply voltage of one gate-source voltage and
one saturation voltage. Like the quiescent current in the output stage with resistors, the
quiescent current in this stage is not dependent of process parameters. One drawback
of this stage is that it becomes quite complex in practical ampliﬁers [9], and requires a
relatively large amount of bias current.
28
5.2
The last output stage presented here is compact and simple, and do not use resistors.
It is used in op amp realizations in the article by De Langen and Huijsing (1998) [5]. It
contains a minimum selector, but its manner of operation is a bit diﬀerent.
Figure 5.5: Feedback class-AB output stage with simple minimum selector.
The way of measuring the currents in the output transistors is much in the same way
as the two previous stages. The current in M1 are measured by M11 and the current in
M2 are measured by M12. In this circuit, the minimum selector is made by transistors
M11, M15 and M17, and the class-AB control ampliﬁer is made by M4 and M6. This
control ampliﬁer regulates the signal at the gates of the output transistors so the current
in M13 is equal the reference current Iref that also ﬂows through M14.
In the quiescent state, the current in the output transistors, M1 and M2, are equal.
The minimum selector is designed in a way that in quiescent state the gate-source voltage
is also equal. M15 now operates in the linear region and appends to M11. M15 and M11
can then be considered as one transistor with double length. Transistors M17 and M15
works as a 2:1 current mirror, from M17 to M15. This implies that the current in transis-
tor M17 and M12 is two times larger than in transistor M13. Suppose the scaling between
M2-M12 and M1-M11 is equal, the current in quiescent state will now be regulated to
2Iref , since the current in M13 is regulated to Iref .
The minimum current in the transistor which is not delivering the large output current
to the output node, is performed in the following manner: When M1 is supplying the larger
current to the output node, the voltage over M15 is large enough to make it work in the
saturated region. The minimum selector is now working as a cascoded current mirror
and mirrors the current in the measuring transistor M12 into M13. The current mirror
M17-M15 do no longer have the 2:1 relation, so the current in the inactive transistor is
regulated to the same as through M13, Iref , which is half the quiescent current.
When M2 delivers a large current to the output node, there is also a large current in
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M17 and M12. M15 pulls the source of M11 almost to the positive rail, M1 and M11 will
now form a current mirror which mirrors the current of output transistor M1 to transistor
M13. In this way, the current in M1, the inactive transistor, is regulated to a constant
value equal to Iref which is half the quiescent current.
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Rail-to-rail 3.3V Operational ampliﬁer
designed in 0.35µm CMOS
6.1 Basic architecture and schematic
The op amp implemented, (Figure 6.1) is based on the one in [12], where it is realized in
a 1µm BiCMOS process. The op amp is rail to rail on both input and output. The input
stage is gm regulated with three times current mirrors. The output stage is a feedforward
class-AB type. This practical implementation has some extra circuitry to circumvent
some of the drawbacks of the elementary input and output stages. The voltage supply
dependency of the quiescent current in the output stage is avoided by biasing the cur-
rent summation circuit by a ﬂoating current source with the same circuit topology as
the class-AB control. In addition, a "clipping" circuit (M1-M2) is applied that turns oﬀ
M4 at low supply voltages to prevent a positive feedback loop to be created through the
current switches and the three-times current mirrors.
Additional transistors are added: M36 and M39 are added to provide bias current for
the PMOS diﬀerential pair and the biasing of the NMOS part of the class AB-regulation
and ﬂoating current source. M40 and M35 provides biasing for the NMOS diﬀerential
pair and the bias circuit for the PMOS part of the class-AB regulation and the ﬂoating
current source.
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Figure 6.1: Complete operational ampliﬁer. Transistor sizes are listed in Appendix.
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6.2 Architecture advantages, challenges and limiting
factors
This architecture is compact and power eﬃcient. The frequency compensation technique
(Cascoded Miller) increases the gain-bandwidth without increasing the power consump-
tion. The power supply voltage is not critical and the ampliﬁer works from 3.3 V, limited
by the process, and down to 2.5 V where DC-gain is unity. This op amp architecture
reduces the noise and oﬀset contribution of the class-AB control by shifting it into the
current summation circuit.
One drawback of this op amp is that the input stage is complementary which conduces
to a change in oﬀset voltage in the transitions from one active input pair to the other. This
is because NMOS and PMOS in nature have diﬀerent oﬀset voltages. In those transitions
areas, the common-mode Rejection Ratio (CMRR) is degraded. The CMRR is the ratio
between the change in input common-mode voltage and input oﬀset voltage: ∆Vic
∆VOS
. The
oﬀset in the stable areas can be minimized with larger input devices and a careful layout
of the input transistors. This behavior by the oﬀset voltage may require external oﬀset
compensation, especially if it is used in precision analog to digital converters (ADC).
The supply voltage is limited downwards by the output and input stage. If the power
supply voltage is too low, a dead zone in the middle of the common-mode input range
will appear. The ampliﬁer will no longer be rail-to-rail, but still work in the upper and
lower part of the common-mode range. If the voltage is decreased further, then also the
output stage will cease to operate. The output stage needs a minimum supply voltage
of two stacked gate source voltages and a saturation voltage, while the input stage needs
two stacked gate source voltages and two saturation voltages. The gain-bandwidth can
be adjusted by the tail current of the diﬀerential pair. An increase in the gain bandwidth
will increase the power consumed by the ampliﬁer.
6.3 Simulation and performance
The simulations were done in switcherCAD III from Linear Technology. The transistor
models are the BSIM3V3 3.3 V model. Typical mean value of the threshold voltages are:
NMOS-0.4979 V and PMOS-−0.6915 V.
6.3.1 Oﬀset
In high precision mixed signal systems, the accuracy is depending on the oﬀset voltage of
the comparator/op amp [33]. The oﬀset is not fully predictable and causes chip to chip
variations. The oﬀset can and should be reduced as much as possible.
Because of the high gain, the oﬀset voltage of an op amp is referred to the input
stage. The oﬀset relates to variance in the gain factor β and the threshold voltage Vth
[11, 10]. The error in gain and threshold voltage is inversely proportional to
√
WL, and
can thereby be reduced by increasing the size of the input transistors [33, 18, 20, 21, 23].
The input transistors are increased by a factor ﬁve. The simulations will not give us the
ﬁnal answer on how the oﬀset in the ﬁnal prototype chip will look like, but show some
dependencies. The ﬁnal chip is expected to show larger oﬀset voltage because variations
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in the rest of the circuit will also contribute to the total oﬀset voltage.
Figure 6.2: Equally sized transistor in the diﬀerential pair. common-mode input voltage
on the x-axis and oﬀset voltage on the y-axis. The curve shows the input referred oﬀset
over the common-mode voltage input range. In the lower common-mode range the oﬀset
voltage is 112µV
Figure 6.3: ±10% variation of the size of one PMOS and one NMOS transistor in the
input stage. The oﬀset voltage is very dependent of transistor size variations in the input
stage. common-mode input voltage on the x-axis and oﬀset voltage on the y-axis.
In ﬁgure 6.3, a ±10% variation in the width of one of the transistors in each diﬀerential
pair is shown. We can see that the oﬀset voltag is strongly related to size variations in the
input stage. In ﬁgure 6.2 the transistors are of equal size and the simulated oﬀset is 112µV.
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There is as far that I can see, now way of setting the threshold voltage of one individual
transistor in this Spice simulator. The one I have found that treats parametrization of
the threshold voltage is: ".step nmos modn (modp)(VTH0)", but this parametrize the
threshold voltage for the model ﬁle, and thereby for all NMOS or PMOS transistors in
the circuit. The eﬀect of diﬀerent threshold voltages in the same input channel is then
lost. This Spice command can be used to investigate the eﬀect of the diﬀerent threshold
voltages between the complementary input transistors. There are not performed any
simulations where individul threshold voltages are varied.
6.3.2 common-mode input range
The common-mode input range is the common input voltage were the op amp is functional.
It was fond by sweeping the input of the op amp in follower conﬁguration and see if there
were any discontinuity in the output signal. In the ﬁgure 6.4 the red graph shows the
output voltage and the blue graph shows the intput voltage. The output follows the input
from GND +0.4 V and completely to the positive rail.
Figure 6.4: common-mode input range
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6.3.3 DC-gain
The DC-gain was not dependent on loading but it was very dependent of the supply
voltage. The simulated DC gain with 3.3 V supply voltage was 79 dB, see ﬁgure 6.5.
Figure 6.5: The gain is very dependent of the supply voltage. The graph shows the AC
response with supply voltage from 3.3-2.5 V. The DC gain is 79 dB
6.3.4 AC response
Figure 6.6: AC respons and phase margin
The gain bandwidth is the product of the open loop gain and its −3 dB point. The
gain bandwidth product of an op amp is constant if there is a −6 dB per octave roll oﬀ in
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the AC response. If the gain bandwidth product of the op amp is 10 MHz, then the gain
will fall to unity at 10 MHz.
The phase margin (PM) is the diﬀerence between the phase of the op amp at the 0 dB
crossover and −180◦. It is a good measure for stability of op amps. If the phase of the
op amp reaches −180◦ before the gain drops to unity then we have a loop with positive
feedback and a gain larger than one and sustained oscillation will occur. For good stabil-
ity a phase margin of at least 45◦ and 60◦ is preferable.
AC simulations have been done with no load (Figure 6.7) and with a 10 pF capacitor
as load (Figure 6.8). The no load simulation showed gain-bandwidth of 24.65 MhZ and
phase margin of 55◦. The 10 pF capacitive load showed a gain-bandwidth of 14 Mhz and
phase margin of 20◦.
Figure 6.7: AC simulation with no load
Figure 6.8: AC simulation with 10pF load
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6.3.5 Power consumption
To simulate the power consumption a resistor at 0.0001 Ω was added in series with the
power supply. This is shown in ﬁgure 6.9. The op amp was conﬁgured as a follower and
the input was swept from rail-to-rail. The current through the resistor was measured
and integrated over the entire common-mode range to ﬁnd the RMS (Root mean square).
The RMS of the current, 273.15µA, was multiplied with power supply voltage and gave
0.9 mW.
Figure 6.9: Current consumption. The graph shows the current through the 0.0001 Ω
resistor when the common-mode input voltage is swept from rail-to-rail. common-mode
input voltage on the x-axis and current consumed by the circuit through the resistor on
the y-axis
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6.3.6 Noise
The noise of an ampliﬁer is often referred to the input [3]. In CMOS the noise is dominated
by ﬂicker (1/f) noise, which is inverse proportional to the current and size of the device.
Reducing the noise therefore costs both power and die area. A noise simulation showing
the relations mentioned is shown in ﬁgure 6.10. When the power supply voltage is reduced,
the current through the transistors will also be lowered and thereby increase the noise
of the ampliﬁer. The simulated output noise is referred to the input of the op amp by
dividing the output noise by the gain. At 10 kHz the input referred noise was 30 nV/
√
Hz.
Figure 6.10: The input referred noise, dominated by ﬂicker noise.
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6.4 Layout and layout considerations
The layout is produced in Mentor Graphics IC station using design kit Hitkit version 3.70.
6.4.1 Matching
The transistors in analog circuits are usually much wider than in digital circuits were
minimum sized transistors often are used. They are therefore not laid out as one wide
transistor but with multiple gate ﬁngers [4]. When to transistors have to be matched,
both transistors are divided into unit sized transistors and the ﬁngers for one transis-
tor are interdigitaded with the ﬁngers from the other transistor. This method is called
common-centroid layout [4]. Common-centroid layout helps match error caused by tem-
perature or the gate-oxide thickness changing across the die. For even better matching
the interdigited ﬁngers should be inside dummy ﬁngers. The dummy ﬁngers will prevent
under etching of the transistor-ﬁngers on the edges of the multiple ﬁnger structure.
In this op amp special care has been taken when the diﬀerential pair, current-summation
circuit and the current mirrors were laid out. They were laid out using the common cen-
troid layout technique. The gate and source of these transistors are in common, which
simpliﬁes the routing. The matched pairs should also have dummy structures, but the
time did not permit that. Chip layout and pad frame are shown in appendix D.
6.4.2 Noise
The PMOS and NMOS-channel in the input stage are surrounded by individual guard
rings. Guard rings are a chain of nwell-contacts for PMOS transistors, and a chain of
substrate contacts for the NMOS. Guard rings prevents substrate coupled noise to come
out of or into the ring. Guard rings are generally placed around noise sensitive and/or
noisy devices. The other NMOS transistors were placed in a common guard ring, so was
the same for the other PMOS transistors. Guard rings also prevents latchup. Latchup is
forward biased parasitic bipolar transistors which can cause an excessive large current to
ﬂow from the positive supply to ground and destroy the circuit.
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Test setup and measurements
It is more complicated to make measurements on a chip then performing PC simulations
of the circuit. Noise and disturbances from the "real world" will inﬂuence on the mea-
surements.
When op amps are in open loop conﬁguration the gain is very high and only a small
portion of noise and oﬀset can cause the op amp to saturate at one of the power supply
rails. Methods for measuring open loop gain reported by [24], requires delicate instru-
ments and a complicated calibration procedure of the measurement setup and open loop
gain measurements are therefore not considered here. Instead, closed loop conﬁgurations
are used to evaluate the performance of the op amp.
In the tests, the following instruments where used:
• Kithley 617 Multimeter
• Hewlett-Packard HPE3631 power supply
• Hewlett-Packard HP33120 signal generator
• Hewlett-Packard HP54622 Oscilloscope
Measurements performed:
• Current consumption
• common-mode input range
• Output voltage swing
• Oﬀset voltage over the common-mode range
• Gain bandwidth and phase margin
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7.0.3 Test strategy
To test the op amp, the unity gain conﬁguration was used. When gain bandwidth and
phase margin were measured, an inverting conﬁguration with a common-mode voltage of
1.65 V was used. The lowest output voltage from the signal generator was 0.1 Vp−p so the
gain was set to 30 times which ensured that the ampliﬁer did not saturate.
Initially, the supply voltage was carefully increased from zero while measuring the cur-
rent drawn by the circuit. No sudden current rush appeared while increasing the supply
voltage to the ﬁnal value, which is a good sign.
To measure the power consumption, the current drawn by the circuit were measured
with the Keithley617 multimeter in series with the power supply. The input common-
mode range was tested by measuring the output voltage while sweeping the input from
0 to 3.5 V and then detecting the linear area. The output voltage swing was found by
keeping the voltage on the inverting input constant(0.5 V) and vary the non-inverting in-
put around the same voltage with no feedback applied. The output will then swing from
rail-to-rail without being limited by the input stage. The input referred oﬀset voltage
was measured by sweeping the input from rail-to-rail and then measured the diﬀerence
between the input and output voltage.
The instruments were controlled by scripts in MATLAB via a General Purpose In-
terface Bus (GBIB) which is a short range digital communications bus. The bus was
standardized in 1975 and got the name IEEE-488.
7.0.4 Design of test board
The test board was designed in EAGLE layout editor V4.16r2. The printed circuit board
is shown in ﬁgure 7.1. The chip contains three diﬀerent circuits where two of them have
been tested: arrays of diﬀerent X-ray pixels and the compact op amp. Diﬀerent test
setups were therefore required and one test board was designed to enable testing of all
three circuits on the same test board.
Some time was spent on deﬁning what contacts should be used to interface the board
and to check that all signals where represented on the correct pins and so on. The X-ray
arrays were interfaced with Labview and an FPGA. The interface against Labview is a
SCSI2 connector and a 40 pin header for ribbon cable were used to interface the FPGA
board. The ADC was interfaced with a 40 pin ribbon cable. The board was equipped
with a power switch so that only the circuits under testing were connected to the power
supply.
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Figure 7.1: The printed circuit board for testing the ASIC
Some noise considerations were taken when designing the board. The digital signals
were routed in every other layer so that the coupling between them were reduced. The
analog signals were kept away from the digital routing by routing the analog signals in
a diﬀerent layer, or by using distance where it was not possible to route the signals in
a diﬀerent layer. DC signals and power were decoupled by 100 nF ceramic capacitors in
close proximity to the application-speciﬁc integrated circuits (ASIC) input pins. This will
decouple higher noise frequencies superimposed on the DC voltage. The power supply
were decoupled by 100µF capacitors in order to decouple the slower variations in the
power supply. The circuit board has four layers, where the two in the middle are 3.3 V
and ground, this will also have a capacitive decoupling eﬀect on the power supply. The
5 V power needed by the X-ray circuit, is routed as a signal and decoupled near the ASIC.
The ceramic decoupling capacitors were coupled to the ground plane through individual
VIAS's in order to reduce the series inductance from the capacitor to the ground plane.
See appendix C for schematics of the printed circuit board.
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7.0.5 Measurements
Current consumption
First the current consumption was measured. The current in the power wires was mea-
sured with Keithley multimeter. At ﬁrst glance, the current looked too high. There are
also some light emitting diodes (LEDs), which indicates whether or not the 3.3 V and 5 V
are present. The current in the power wires is the sum of the current drawn by the op
amp and the LED. After subtracting the current in the LED from the one in the supply
lines the graph in ﬁg 7.2 were obtained. The average of the current was about 114µA.
Figure 7.2: Current consumption through the common-mode range
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common-mode input range
The common-mode input range was measured by stepping the input voltage to the fol-
lower with the second output of the power supply in two hundred steps from 0 V to 3.5 V.
The maximum voltage was chosen a bit higher than the power supply in order to easier
see the maximum output voltage. The usable input range was from VDD-30 mV and
GND+20 mV.
Figure 7.3: common-mode range. The input was swept from rail to rail and the output
voltage was measured
Output voltage swing
The output voltage swing was measured by letting the op amp saturate at both rails and
measure the output voltage. The output was capable of reaching the VDD by −3 mV and
GND by 1.2 mV. The op amp can be considered as rail-to-rail output capable.
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Figure 7.4: Maximum output voltage from the operational ampliﬁer.
Oﬀset voltage over the common-mode range
The oﬀset voltage was measured as the diﬀerence between the input and output of the
voltage follower. 12 chips were tested. In the lower common-mode range, all except one
op amp showed oﬀset voltage lower than 5 mV. Seven out of twelve op amps were within
±2 mV. The lowest of them were 0.3 mV and 0.8 mV. In the intermediate range the
oﬀset voltage became higher. The largest were respectively 8 mV and −13 mV. In the
upper common-mode range the oﬀset voltage showed a strange behavior. At about 2.3 V
the oﬀset voltage increased by about 5 mV to 10 mV, and continued to increase to the
common-mode input voltage was about 2.5 V and then started to decrease.
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Figure 7.5: Oﬀset voltage measured over the entire common-mode range.
Gain bandwidth and phase margin
Gain bandwidth and PM were measured in the inverting conﬁguration, results are seen i
ﬁgure 7.6. The gain was set to 30 by a 90 kΩ and a 3 kΩ in feedback. A 10 pF capacitor was
used as load. When approaching the unity gain frequency, the amplitude of the output
signal of the op amp became to low for the oscilloscope to trigger properly when measuring
the phase between input and output of the op amp, the phase measurement stopped at
4 MHz. Since this was an inverting conﬁguration the PM was measured directly and was
the phase of the op amp at unity gain frequency. The PM measurements were performed
by stepping the input frequency with HP33120 at a constant amplitude. The oscilloscope,
HP54622 measured the phase between its two input channels which were connected to
the input and output of the op amp. The amplitude response were measured almost in
the same way, one channel measure the peak to peak value of the output signal, while the
signal generator produces a input signal at constant amplitude of varying frequencies.
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(a) Amplitude response in closed loop conﬁguration. The
unity gain frequency is about 7MHz. The little top in the
bottom is caused by trigger problems on the oscilloscope.
(b) Phase response. The phase margin is lower than 10◦
Figure 7.6: Amplitude and phase response
7.0.6 Comparing simulations and measurements
The measured current consumption was about 150µA smaller than the simulated one.
It i diﬃcult to know the exact reason for this observation. It may relate to inaccurate
measurements of the total current and the current through the LED. The DC character-
istic (input common-mode range and output voltage swing) were in accordance with the
simulated results, and shows that the op amp is rail-to-rail capable. It include both rails
at input and output.
The measured input reﬀered oﬀset voltage is larger than simulated and vary over the
common-mode range. I actually expected an even smaller absolute value and lower chip
to chip variation due to the larger input devises. The oﬀset shows an unexpected behavior
in the upper common-mode range. This is probably due to an error in the PMOS pair in
the layout, because I were not able to create the same behavior in repeated simulations.
The simulated oﬀset voltage is a few µA.
The measured AC response is diﬀerent from the simulated one. The unity gain fre-
quency is about twice as high in the simulation. This was unexpected. Because of the
behavior of the oﬀset in the upper common-mode range, I believed that it was due to
an erroneous PMOS pair. But the eﬀect of the feedback was checked in simulation, with
feedback and a capacitive load of 10 Pf referred to the common-mode voltage. Unity gain
frequency actually increased to 17 MHz compared to the simulated open loop gain with
load. Without the capacitive load the unity gain frequency increased to 31.62 MHz. A
closer look at the "roll oﬀ" of the AC-response was revealing that it is steeper than −6 dB
per octave near the unity gain frequency. A second pole is present below the unity gain
frequency, the op amp is undercompensated. This was also distinctly from the phase
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margin, which is below 15◦. The unity gain frequency is therefore not constant and is
dependent of feedback. New simulations were performed supporting this, see appendix
E.1 for ﬁgure. With this compensation capacitor, the unity gain was constant at about
9 MHz, with or without the feedback and with capacitive loads from 10 to 40 pF. This
partly explains the diﬀerence is AC response.
7.0.7 Discussion and Conclusion
An rail-to-rail op amp was processed in 0.35µm CMOS. It is rail-to-rail capable at both
input and output. Oﬀset was attempted reduced by increasing the transistors in the
diﬀerential pair. Increasing the transistor size will reduce oﬀset voltage in the low, inter-
mediate and high common-mode range, but there will still be transition regions between
them. Due to an likely error in the PMOS pair, the oﬀset voltage in the upper common-
mode range was higher than expected and showed irregular behavior. The oﬀset voltage
in the intermediate range was therefore also higher, probably caused by inﬂuence by the
PMOS pair. If the oﬀset voltage in the lower common-mode range is what we can expect
from such an op amp, then the measurements shows that seven out of twelve op amps will
have an oﬀset voltage below ±2 mV. The oﬀset will change in magnitude when the diﬀent
input channels are active. This is due to diﬀerent oﬀset voltage between the NMOS and
PMOS pair. The CMRR is degraded in these areas. Due to process variations, this is not
a predictable way of reducing the oﬀset voltage, and it consumes die area.
If this change in oﬀset voltage through the common-mode range is not suitable for
its intended use, for example in high resolution ADCs or precision comparators, external
oﬀset compensation techniques can or should be used.
Two articles mentioning external oﬀset compensations techniques are [26] and [7]. The
auto-zero and oﬀset cancellation technique tries to eliminate the oﬀset in comparators or
op amps by using switches and capacitances. One switch sets the op amp in unity gain
while a second switch allows the input capacitance to be charged to the input oﬀset
voltage. The sampled oﬀset voltage on the capacitor is subtracted from the input or
output of the op amp. Since the oﬀset voltage in rail-to-rail ampliﬁers is not constant,
the oﬀset voltage needs to be sampled several times. The op amp is taken "oﬀ line" during
the sample period. Such oﬀset cancellation methods should be considered in future work.
The phase margin is too low for the op amp to be used in all conﬁgurations, this is a
design ﬂaw that should have been detected before the chip was sent to processing. The
phase margin should have been 60◦ or even higher to account for process variations and
the additional capacitive loading from the output pad.
More work needs to be done to clarify the diﬀerence between the simulated and mea-
sured AC response.
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MOS modelling
A.1 The threshold voltage
The threshold voltage is the voltage between gate and source needed to create an inversion
layer in the channel. A basic expression based on charges is given by [10]:
Vt = φms + 2φf +
Qb
Cox
− Qss
Qox
(A.1)
= φms + 2φf +
Qb0
Cox
− Qss
Qox
+
Qb −Qb0
Cox
= Vt0 + γ(
√
2φf + VSB −
√
2φf ) (A.2)
This voltage consists of three main components: First a work-function diﬀerence φms
exists between the gate metal and the silicon. Second, a voltage of magnitude 2φf+Qb/Cox
is required to sustain the depletion-layer charge Qb, where Cox is the gate oxide capaci-
tance per unit area. Third, positive charge density Qss always exists in the oxide at the
silicone interface. This charge is caused by crystal discontinuities at the Si-SiO2 interface
and must be compensated by a gate-source voltage contribution of −Qss/Cox. Vt0 is the
threshold voltage when there is no source to bulk voltage present. This voltage is adjusted
by implanting additional impurities into the channel region. γ is the bulk threshold pa-
rameter and φf is the Fermi level of the bulk.
When there is an inversion layer and there is no substrate bias, the depletion region
contains a ﬁxed charge density Qb0 which is given by
√
2qNA2φf , where NA is the
substrate doping level,  is the permittivity of silicon and φf is the bulk Fermi potential.
A.2 The drain current
The following analytical derivation of the expressions of the drain current is from [10, 31]
and assumes that the depletion layer width is constant along the channel. The drain
current ID is
ID =
dQ
dt
(A.3)
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dQ is the incremental channel charge at a distance y from the source in an incremental
length dy of the channel. dt is the required time for this charge to cross the length dy.
dQ is given by
dQ = QIWdy (A.4)
where W is the width of the channel and QI is the induced electron charge per unit area of
the channel. The gate to channel voltage at distance y is VGS − V (y). When this voltage
exceeds the threshold voltage, the induced electron charge per unit area in the channel is
QI(y) = Cox[VGS − V (y)− Vt] (A.5)
This equation describes the induced mobile charge in the channel at point y.
Figure A.1: NMOS device with bias voltages applied
In A.3 dt is given by
dt =
dy
vd(y)
(A.6)
where vd is the electron drift velocity at a distance y from the source. When the
horizontal electric ﬁeldξ(y) is small, the drift velocity is proportional to the electric ﬁeld:
vd(y) = µnξ(y) (A.7)
Inserting A.4 into A.3 and substituting dy by dtVd(y), the drain current can be ex-
pressed by
ID = WQI(y)vd(y) (A.8)
and the drift velocity by µn
dV
dy
. Now, by substituting the diﬀerent expressions for QI
and vd(y) into A.8 gives
ID = WCox[VGS − V − Vt]µndV
dy
(A.9)
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which is a simple separable diﬀerential equation. Performing the separation of variables
and integrate gives ∫ L
0
Iddy =
∫ VDS
0
WµnCox(VGS − V − Vt)dV
ID =
µnCoxW
L
[(VGS − Vt)VDS − 1
2
V 2DS] (A.10)
This fundamental equation can be used to deﬁne the voltage-current relation in the dif-
ferent modes of operation.
A.2.1 Modes of operation
The following equations just holds for MOS transistors operating in strong inversion. In
the subthreshold region, the transistor is more accurately modeled by an exponential rela-
tionship between its control voltage and current, somewhat similar to a bipolar transistor.
When the transistor is operated in strong inversion, and the drain-source voltage is
greater than VGS − V t, the gate-drain voltage is less than the threshold voltage, and a
conducting channel is no longer present at the drain end. This is called pinch-oﬀ. If we,
in equation A.10, substitutes VDS by VGS − V t we get
ID =
µnCoxW
2L
(VGS − Vt)2
Equation A.11. Valid in the active region
As we can see from equation A.11, the drain current is independent of VDS, and the
transistor is said to operate in the saturated or active region. This equation is one of
the most important one, and describes the large signal operation of a MOS transistor. It
states the square-law behavior of a MOS device in active region.
When the drain current is dependent of VDS the transistor is said to operate in the
ohmic or triode region. In the upper bound of the triode region, equation A.10 is suitable.
In the lower bound of the triode region, the square term of that equation can be ignored,
and the resulting equation is
ID =
µnCoxW
L
(VGS − Vt)VDS
Equation A.12. Valid in the lower bound of the triode region
A.2.2 Small signal modelling in the active region
In active region, the MOS transistor can be modeled as a voltage-controlled current source.
A key parameter of this model is the transconductancegm which is deﬁned as
gm =
∂ID
∂VGS
(A.13)
When we apply this derivative to equation A.11, we obtain:
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∂ID
∂VGS
= µnCox
W
L
(VGS − Vt) (A.14)
It is sometimes preferable to express gm in terms of ID rather than VGS. After some
algebraic manipulation of A.11 and A.14 two new expressions can be obtained:
gm =
√
2µnCox
W
L
ID (A.15)
=
2ID
VGS − Vt (A.16)
The body eﬀect
When there is a non-zero voltage between bulk and source, there is a slight increase in
the threshold voltage and the drain current is somewhat smaller for a given VGS. The
substrate is acting as a second gate. This is modeled as a decrease in the transconductance
factor gm by the body eﬀect, gs.
The body eﬀect is given by [10, 4]
gs =
∂ID
∂VSB
=
∂ID
∂Vt
∂Vt
∂VSB
(A.17)
Applying this derivative to the equations giving the threshold voltage and the transcon-
ductance factor, respectively, results in
gs =
γgm
2
√
VSB + 2φf
(A.18)
The ratio gs/gm is typically in the range 0.1 to 0.3 [10];therefore, the transconductance
from the main gate is typically 3 to 10 times larger than the transconductance from the
body or the second gate.
The equations presented above is a ﬁrst order approximation and are ment for hand
calculations. Therefore many second order eﬀects is not taken into account. When low
voltage and low current circuits emerge, there is a need for precise MOS transistor models
which is continuous between the diﬀerent modes of operation and also models second
order eﬀects like [32]: non quasi-static eﬀects, nonuniform substrate eﬀects, noise, channel
length modulation, drain induced barrier lowering, substrate currents and their inﬂuence
on body eﬀect and noise, parameter dependence on geometry, velocity saturation and
many more, all modeled with their temperature dependence.
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Transistor sizes
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Transistor W/L ratio in µm
M1 40/2
M2 40/2
M3 3/5
M4 90/2
M5 90/3
M6 30/3
M7 30/2
M8 30/3
M9 90/3
M10 50/2
M11 50/2
M12 150/2
M13 150/2
M14 90/2
M15 90/2
M16 90/2
M17 90/2
M18 60/2
M19 24/2
M20 20/2
M21 8/2
M22 50/2
M23 50/2
M24 30/2
M25 30/2
M26 10/2
M27 10/2
M28 30/2
M29 30/2
M30 120/2
M31 40/2
M32 20/2
M33 60/2
M34 70/2
M35 10/2
M36 10/2
M37 70/2
M38 70/2
M39 1/50
M40 1/70
Table B.1: Transistor dimensions
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PCB test board
C.1 The signal routing on the PCB
Figure C.1: Routing through the PCB with interface and debug connectors
56
C.2
C.2 ASIC and power connections
Figure C.2: ASIC and power connections.
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Appendix D
Chip Layout
D.1 Pad frame
Figure D.1: The pad frame of the prototype chip. The other structures are, to the left
Pixel array and at the right bottom a SAR ADC
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D.2 Operational ampliﬁer
Figure D.2: Layout of the op amp. The size of the op amp is about 300µm x 128µm
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Appendix E
Repeated simulations for chapter 7.0.6
Figure E.1: New simulations with improved frequency performance. With 2.2 pF com-
pensation capacitor the unity gain frequency is almost stable.
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Appendix F
MATLB script for controlling the
instruments
F.1 Measure AC amplitude response
Figure F.1: Script for measuring AC amplitude response
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F.2
F.2 Phase response
Figure F.2: Script for measuring phase response
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F.3
F.3 Current
Figure F.3: Script for measuring current
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F.4
F.4 Voltage
Figure F.4: Script for measuring voltage
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